

Title: ZERO DRIFT ANALOG MEMORY CELL,
ARRAY AND METHOD OF OPERATION

Applicant: George E. Gerpheide

Application No.: 10/822,555

1/8




FIG. 1
(PRIOR ART)




FIG. 2
(PRIOR ART)




FIG. 3
(PRIOR ART)

+

Title: ZERO DRIFT ANALOG MEMORY CELL,
ARRAY AND METHOD OF OPERATION

Applicant: George E. Gerpheide

Application No.: 10/822,555

2/8




FIG. 4




FIG. 5




FIG. 6





FIG. 7

Title: ZERO DRIFT ANALOG MEMORY CELL,
ARRAY AND METHOD OF OPERATION

Applicant: George E. Gerpheide

Application No.: 10/822,555

4/8



DECREASE

**'HPFC' FUNCTION
INCREASE**

FIG. 8




FIG. 9



FIG. 10

Title: ZERO DRIFT ANALOG MEMORY CELL,
ARRAY AND METHOD OF OPERATION

Applicant: George E. Gerpheide

Application No.: 10/822,555

6/8




FIG. 11

Title: ZERO DRIFT ANALOG MEMORY CELL,
ARRAY AND METHOD OF OPERATION

Applicant: George E. Gerpheide

Application No.: 10/822,555

7/8




FIG. 12




FIG. 13

Title: ZERO DRIFT ANALOG MEMORY CELL,
ARRAY AND METHOD OF OPERATION

Applicant: George E. Gerpheide

Application No.: 10/822,555

8/8




FIG. 14